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Abstract— Design and operation of FB (full bridge) MMC that 
meets HVDC specifications are studied in this paper. Three new 
design parameters: the over-modulation index (kMMC), the DC 
modulation index (Mdc), the minimal DC voltage (Vminpu) are 
introduced to specify the operation of a FB MMC. Power 
increase and semiconductor count increase with the increase of 
kMMC is analyzed to understand benefits of over-modulation. The 
required number of submodules and the number of more-costly 
FB submodules for specified rated dc voltage, Vminpu and kMMC 
are calculated. The relationship of the submodule inserting logic 
and dynamics of an arm is analyzed. The submodule voltage 
balancing is studied and the constraints on the required number 
of FB submodules are deduced. The capability of 
over-modulation and the operation under low DC voltage with 
optimal submodule count are verified using EMTP simulation. 
 
Index Terms—AC-DC power conversion, DC power systems, DC 
power transmission, HVDC converters, HVDC transmission 
 
I. INTRODUCTION 
The 2-level and 3-level NPC technologies dominated the 
VSC-HVDC market since 2000 until the recent emergence of 
modular multilevel converter (MMC) [1]-[2]. The modular 
structure enables series connection of submodules, rather than 
IGBTs which eliminates issues with the switching losses and 
harmonics caused by simultaneously triggering of large 
number of IGBTs at kHz frequency. Furthermore MMC is able 
to theoretically achieve any level of DC voltage rating using 
basic submodules built with standard IGBTs. The HB 
(half-bridge) MMC converter has become the only 
commercially available VSC-HVDC technology [3]-[6]. 
All the existing VSC-HVDC links, except Caprivi link, 
operate with DC cables. With the rapid development of MMC 
technology, MMC also becomes candidate for the over-head 
line transmission [6]-[8]. Because of very frequent DC faults 
on overhead lines, which are typically transient in nature, 
common HB MMC is not suitable. The possible 
multi-terminal connection and prospect of DC grids is another 
important application area which calls for improvements in 
HB MMC technology.  
Several topologies of DC fault tolerant MMC have been 
reported in the literature [9] -[18], such as the MMC using the 
clamp double submodules [9], the hybrid cascaded multilevel 
converter (HCMC) [10], the alternate arm converter[11], a 
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series connected double sub-module[12], the cross-connected 
half-bridge submodules [13], the hybrid MMC with HB 
submodules at the DC side and FB submodules at the AC 
side[14]-[15], the MMC based on unipolar voltage full-bridge 
SM and three-level cross-connected SM [16], the MMC based 
on FB (full bridge) submodules [9], [17]-[18] and the MMC 
with mixed HB submodules and FB submodules [19]-[21]. 
Among all these DC fault tolerant MMCs, the MMC based on 
FB submodules (including the mixed submodules MMC) is 
the only commercially available fault tolerant technology for 
HVDC application. 
Apart from the DC fault tolerant property, the FB-MMC 
also has the advantages of operation with low DC voltage and 
the ability to generate higher AC voltage for a given DC 
voltage limit. Some recent researches have studied FB-MMC 
[17]-[21] but there is no analytical design method for 
important parameters of FB MMC, like the number of 
submodules or the number of FB submodules. Also generic 
FB MMC submodule balancing requirement has not been 
studied for the impact on converter parameters.  
This study aims to derive optimal design principles for FB 
MMC assuming that HVDC operating conditions are specified 
like, operating DC voltage range, and required AC voltage 
magnitude for a restricted DC voltage level. Also the study 
explores submodule balancing methods and attempts to derive 
minimal number of FB MMC submodules considering that 
costs and losses of FB submodules are much higher than with 
HB submodules. This study will facilitate development of FB 
MMC electrical and cost models, and understanding of FB 
MMC operating limits. 
II. PERFORMANCE SPECIFICATION FOR FB MMC 
A. Over-modulation requirement   
Fig. 1 shows circuit diagram of one phase of a FB-MMC. 
Each arm is composed of a series connection of FB 
submodules and HB submodules. Such topology is named 
mixed cells MMC in [19] or hybrid MMC in [20]-[21]. As it 
will be demonstrated in the paper, such MMC requires most of 
its submodules to be of FB-MMC type if it is desired to 
operate under low or negative DC voltage. It will also be 
shown that under practical HVDC demands, it is not expected 
that MMC converter will have 100% FB cells. The studied 
converter is therefore an optimized version of a FB MMC 
which will be used in practical HVDC, and hence FB MMC 
label is retained through the article. 
FB submodules enable over-modulation, which produces 
higher AC voltage for a given DC voltage, compared with HB 
MMC. The over-modulation is defined by parameter kMMC≥1, 
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where the case kMMC=1 corresponds to AC voltage generated 
by HB MMC. The converter AC voltage is defined as: 
 
 
_ cos( )
2
arm dc
MMC v
V
v k M tω θ= +  (1) 
 
where Varm_dc is the arm DC voltage which is same as nominal 
DC voltage (Varm_dc=Vdcn) under all steady-state conditions, 
considered in this study. Dynamically however arm voltage is 
not identical to DC voltage because of DC-side modulation.  
The AC-side modulation index M and phase angle θv of (1) 
(Md and Mq in DQ frame) are the same as with HB MMC: 
 
 
0 1
v
M
π θ π
≤ ≤
− ≤ ≤
 (2) 
 
From (1) the AC voltage v falls within the following range: 
 
_ _
2 2
arm dc arm dc
MMC MMC
V V
k v k− ≤ ≤  (3) 
 
The voltages of the upper and lower arm are respectively 
denoted as vp and vn. Neglecting the voltage drops on the arm 
inductors and resistances, from Fig. 1 the circuit equations can 
be derived following the Kirchhoff’s Voltage Law (KVL): 
 
 
dc p n
V v v= +  (4) 
 
2
n p
v v
v
−
=  (5) 
 
i
c
v
i
c
v
 
Fig. 1. Circuit diagram of one-phase of FB-MMC 
B. Low DC voltage requirement  
In practical terms, the most significant benefit of FB MMC 
is the possibility to operate normally under DC fault 
conditions, which means that the converter DC voltage Vdc can 
take any value in the range 
 
 
mindc dc dcnV V V≤ ≤  (6) 
 
The minimal DC voltage Vdcmin, is a design requirement and 
can be specified in the range: 
 
 
mindcn dc dcnV V V− ≤ ≤  (7) 
 
The FB MMC converter DC voltage is:  
 
 
_dc dc arm dcV M V=  (8) 
 
Where Mdc is the DC modulation index, representing an 
additional control signal feasible only with FB MMC. The DC 
modulation index control range depends on the physical 
capability of the FB MMC, i.e. the number of FB submodules. 
The minimal possible DC voltage is also noted using pu values 
Vdcmin=VminpuVdcn. Therefore the Mdc control range is: 
 
 1
minpu dc
V M≤ ≤  (9) 
 
Note that Mdc can be negative. Lowering Vdcmin requires 
more FB submodules and therefore has cost penalties. 
C. Required arm voltage ratings  
In order to generate required v, under given Vdc, using (4), 
and (5) the converter arm voltage should have the values:  
 
 
_
2
arm dc
p dc
V
v M v= −  (10) 
 
_
2
arm dc
n dc
V
v M v= +  (11) 
 
It is important to firstly determine required maximal and 
minimal voltage of arms since these ratings will determine the 
number of submodules in arms. The maximum peak voltage 
ˆ
p
V +  and minimum peak voltage ˆpV −  of the upper arm under 
Vdcn can be obtained from (10), replacing Vdc=Vdcn assuming 
that M=1, and considering peak values for the required grid 
sine voltage v of (3): 
 
 
1ˆ ( )
2
MMC
p dc dcn dcn
k
V V V V+
+
= =  (12) 
 
1ˆ ( )
2
MMC
p dc dcn dcn
k
V V V V−
−
= =  (13) 
 
Under minimal DC voltage Vdcmin, the converter is also 
required to generate nominal v, in order to exchange rated 
reactive power. Therefore replacing (8) in (10) and using the 
lower limit from (6) the maximal and minimal values for 
upper arm voltage under the lowest DC voltage are: 
 
 
( )minˆ 2
minpu MMC
p dc dc dcn
V k
V V V V+
+
= =  (14) 
 
( )minˆ 2
minpu MMC
p dc dc dcn
V k
V V V V−
−
= =  (15) 
 
Equation (12) gives the absolute maximal required voltage 
for upper arm while equation (15) gives the requirement for 
minimal arm voltage. For given kMMC and Vdcmin, these two 
equations determine voltage rating of the arm. It is evident 
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from (15) that minimal arm voltage ( )minˆp dc dcV V V− =  will 
assume negative value for Vdcmin<kMMCVdcn, and this leads to 
the required number of FB submodules.  
III. REQUIRED NUMBER OF SUBMODULES  
A. Total number of arm submodules  
It is assumed that positive voltage is generated by both HB 
and FB submodules.  
 
1
ˆ
smN
i
p c sm cn
i
V v N V+
=
= ≈∑   (16) 
 
Where Vcn is the nominal submodule voltage which is 
determined by the rating of the employed IGBTs (typically 
1.2kV<Vcn<2kV) [4]. Nsm is the total number of submodules 
per arm. From (12) and (16), Nsm is calculated by, 
 
 ( )ˆ / 1 /
2
dcn
sm p cn MMC cn
V
N V V k V+= = +   (17) 
 
Equation (12) also enables accurate expression for the arm DC 
voltage: 
 
 
_
1
2 2ˆ
1 1
smN
i
arm dc p c
iMMC MMC
V V v
k k
+
=
= =
+ + ∑  (18) 
 
B. Required number of FB submodules  
The full bridge submodules are required in order to generate 
negative arm voltage. The negative value of expression in (15) 
gives the number of FB submodules: 
 
 
( )minˆ
2
p dc MMC minpu dcn
FB
cn cn
V V k V V
N
V V
−− −= =
 
 (19) 
 
If any FB submodules are present, they are also assumed to 
be able to generate positive voltage, contributing to the total 
arm voltage in (17). Therefore subtracting (19) from (17) the 
number of HB submodules: 
 
 
1
2
minpu dcn
HB
cn
V V
N
V
+
=  (20) 
 
In the common case of Vdcmin=0, the number of submodules 
is obtained as: 
 
 
min( 0) 2
MMC dcn
FB dc
cn
k V
N V
V
= =  (21) 
 
min
1
( 0)
2
dcn
HB dc
cn
V
N V
V
= =  (22) 
 
The special case kMMC=1 and Vdcmin=Vdcn will give the HB 
MMC converter design specification.  
Examining (19) and (20) it is concluded that: 
• The required number of FB submodules increases as the 
minimal DC voltage reduces and as the over-modulation 
index increases. These two requirements are independent 
(each requires extra FB submodules).  
• The number of HB submodules depends only on the 
minimal DC voltage. 
Examining (17), (19) and (20) it is concluded that the total 
number of submodules depends only on the over-modulation 
index (not on the minimal DC voltage). This implies that: 
• Under a given Vminpu and Vdcn, increasing over-modulation 
index requires additional FB submodules according to (19). 
Adding new FB submodules is costly.  
• Under a given kMMC and Vdcn, lowering minimal DC voltage 
requires replacing HB submodules with FB submodules 
This has modest cost implications since FB submodules are 
30-50% more expensive than HB submodules. 
IV. MMC POWER CAPABILITY INCREASE WITH 
OVER-MODULATION  
This section studies the benefits of over-modulation 
(increasing kMMC). Higher kMMC requires higher number of 
semiconductors and therefore higher costs. The goal is to 
analyze the cost implications of the increase in the maximal 
converter power resulting from FB MMC over-modulation.  
 The converter AC current in Fig. 1 is defined as: 
 
 
cos( )
m i
i I tω θ= +  (23) 
 
Replacing the AC voltage from (1), under extreme conditions 
M=1, Mdc=1 and θi- θv =0 the maximal AC power for 3-phase 
MMC is defined as: 
 
 
max
3
2 2
dcn
ac m MMC
V
P I k=  (24) 
 
While the maximal DC power is: 
 
 
maxdc dcn dcnP I V=  (25) 
 
where Idcn is the nominal DC current and Vdcn is the rated DC 
voltage. Equating (24) with (25), the link between maximal 
AC and DC current is derived as: 
 
 
3
4 m MMC dcn
I k I=  (26) 
 
From (26) and (1) it is concluded that FB MMC works as an 
ideal transformer, where kMMC determines the stepping ratio.  
The arm current (taking upper arm as an example) can be 
derived as: 
 
 
1 1
( )
2 3P dc
i i I= − +  (27) 
 
Denote the peak of arm (submodule) current in (27) as Ipm and 
substitute (23) and (26) into (27), a relationship between peak 
AC current Im and peak submodule current Ipm is obtained:  
 
4
2
pm
m
MMC
I
I
k
=
+
 (28) 
 
Substitute (28) into (24), the maximal AC power as the 
function of over-modulation index is: 
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max
3
2
dcn MMC pm
ac
MMC
V k I
P
k
=
+
 (29) 
 
In the above expression the study is concerned with the 
possible power increase as the index kMMC is increasing. The 
DC voltage is kept unchanged and also the peak submodule 
current Ipm (therefore the same IGBTs). Therefore the per unit 
AC power (diving (29) by power when kMMC=1) is: 
 
 
max_
3
2
MMC
ac pu
MMC
k
P
k
=
+
 (30) 
 
 Equation (30) is illustrated in Fig. 2. For a given fixed DC 
voltage Vdcn, and given submodule current rating (Ipm), FB 
MMC enables higher power transfer using over-modulation. It 
is seen that the power increase with kMMC has modest slope, 
and may only be justified where DC voltage cannot be further 
increased (DC cable insulation).  
 Note that the converter power is normally increased directly 
by increasing DC voltage, and the power is proportional to the 
increase of Vdc, for a constant submodule current. This 
conventional method gives higher slope than in Fig. 2, and it is 
evidently more cost effective to increase power by increasing 
DC voltage, if DC voltage can be increased. However, since 
DC cable voltage levels are typically given in discrete steps 
and also IGBT current ratings have fixed values, kMMC may 
provide opportunity for fine tuning the design for maximal 
component utilization.  
Each FB submodule employs 4 IGBTs. Each HB 
submodule employs 2 IGBTs, bypass switch and bypass 
thyristors which have lower costs and will be neglected in this 
study. According to (19) and (20), the relationship between the 
total number of IGBTs per arm and the kMMC is: 
 
 
4 2 (2 1 ) dcn
IGBT FB HB MMC minpu
cn
V
N N N k V
V
= + = + −  (31) 
 
Dividing (31) by (29), the number of IGBTs per FB arm per 
active power is obtained: 
 
 max
(2 1 )( 2)
3
MMC minpu MMCIGBT
ac MMC cn pm
k V kN
P k V I
+ − +
=  (32) 
 
In case of Vdcmin=0, (32) becomes:  
 
2
max
2 5 2
( 0)
3
IGBT MMC MMC
dcmin
ac MMC cn pm
N k k
V
P k V I
+ +
= =  (33) 
 
 Equating first derivative of (33) with zero, the kMMC for 
minimum IGBT number per power is 1MMCk = .  
Denoting Vminpu=1, kMMC=1 as the base case and dividing 
(32) by the base number, the per unit number of IGBT per arm 
for each unit of active power is obtained as illustrated in Fig. 3. 
It is seen that the number of switches increases with the 
increase of kMMC or decrease of Vdcmin. However each curve for 
Vminpu<0 is a parabola which has an optimal minimal value. 
 
1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2
1
1.1
1.2
1.3
1.4
1.5
kMMC
P
a
c
(p
u
)
 
Fig. 2. FB-MMC power increase with kMMC (for constant Vdc and submodule 
peak current Ipm). 
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1
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
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2
kMMC
N
IG
B
T
/P
a
c
[p
u
]
 
Fig. 3 Number of IGBTs per unit power for different kMMC and for different 
Vdcmin requirements. 
V. CAPACITOR VOLTAGE BALANCING IN FB MMC 
A. Minimal Number of FB submodules for successful voltage 
balancing 
Expanding (27), the upper arm current can be expressed as: 
 
 
cos( )
2 3
m
P i dc
I
i t Iω θ
1
= + +  (34) 
 
The above arm current has AC term and a DC term, and 
depending on their relative magnitude the arm current may 
have only one polarity.  
 Voltage balancing of FB submodules can be achieved either 
with negative or positive current, considering that FB 
submodule voltage can be reversed. However balancing of HB 
submodules is more restrictive. Successful HB submodule 
balancing demands that the arm current has positive and 
negative segments in each cycle. This implies that the peak of 
AC component in (34) must be larger than DC component: 
 
 
2
3m dc
I I>  (35) 
 
In steady state, the instantaneous dc power equals the AC 
power, and therefore using (8), (23) and (35): 
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_
_
3
cos( )
2 2
MMC arm dc
dc arm dc dc m v i
k MV
M V I I θ θ= −  (36) 
 
Considering the case that θv -θi= 0 (i.e. the FB-MMC transfer 
active power from the ac side to the dc side), and worst case 
AC modulation index M=1, then (36) gives:  
 
 
3
4dc dc m MMC
M I I k=  (37) 
 
Replacing (37) in (35), the condition for successful balancing 
of HB submodules (arm current has positive and negative 
values) is obtained: 
 
 
1
2dc MMC
M k>  (38) 
 
Therefore, for a FB-MMC with design requirement 
Vminpu≥0.5kMMC, the NFB and NHB can be dimensioned 
according to (19) and (20). For the other design requirement 
-0.5kMMC<Vminpu<0.5kMMC, to enable successful voltage 
balancing of the submodule voltages all the inserted 
submodules should be of FB type. Therefore NFB and NHB 
should be dimensioned as: 
 
 
0.5 3
2 4
MMC MMC dcn MMC dcn
FB
cn cn
k k V k V
N
V V
+
= =  (39) 
 
1
( )
2 4
MMC dcn
HB
cn
k V
N
V
= −  (40) 
 
In case of even lower requirement Vminpu<(-0.5kMMC), since 
the absolute value |Vminpu|>0.5kMMC under such condition, NFB 
and NHB can still be dimensioned according to (19) and (20). 
Combining (19), (20), (39) and (40), generic method of 
calcuating the number of FB submodules and HB submodules 
in a FB-MMC under any specified design condition is: 
 
 
,
2 2
3
,
4 2
MMC minpu dcn MMC
minpu
cn
FB
MMC dcn MMC
minpu
cn
k V V k
V
V
N
k V k
V
V
−
≥

= 
 <

 (41) 
 
1
,
2 2
1
( ) ,
2 4 2
minpu dcn MMC
minpu
cn
HB
MMC dcn MMC
minpu
cn
V V k
V
V
N
k V k
V
V
+
≥

= 
 − <

 (42) 
 
Fig. 4 shows the number of required FB submodules (in pu 
relative to the total number of submodules in an arm Nsm) as 
the function of Vminpu (in pu relative to Vdcn) and kMMC. These 
curves show the values of NFB required to achieve the border 
condition of zero AC current according to (35), while in 
practice some negative current is required and therefore the 
number of FB submodules should be perhaps 10-20% larger. 
In HVDC applications with overhead lines, the required 
minimal DC voltage will commonly be Vdcmin≈0, and assuming 
also that commonly kMMC≈1, it is concluded that at least 80% 
of the arm submodules should be of FB type. Note that such 
converter will also be able to operate with DC voltage as low 
as Vdc=-0.5pu according to Fig. 4. 
Alternatively, as a lower cost solution, MMC can be 
designed with 25% FB cells which enables DC voltage 
reduction to around 0.5pu (kMMC≈1). Such HVDC can be 
operated at reduced DC voltage as a preventative measure to 
avoid flashovers under unfordable atmospheric conditions. 
-1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1
0
0.2
0.4
0.6
0.8
1
Vminpu
N
F
B
[p
u
]
 
 
kMMC =2.0
kMMC =1.8
kMMC =1.6
kMMC =1.4
kMMC =1.2
kMMC =1.0
 
Fig. 4 Minimal number of FB submodules in an arm for given kMMC and Vdcmin. 
B. Instantaneous number of submodules in converter arm and 
phase leg 
The number of inserted submodules in positive arm is 
determined using nearest level control according to nP=vP/Vcn. 
Considering (10) and (11) for given control signals M and Mdc, 
the number of inserted submodules in positive and negative 
arms is: 
 
 
( )cos
2
dcn
p dc MMC v
cn
V
n M k M t
V
ω θ= − +    (43) 
 
( )cos
2
dcn
n dc MMC v
cn
V
n M k M t
V
ω θ= + +    (44) 
 
while the number of submodules in a leg (pole-pole) is:  
 
 
( )(
( ) )
cos
cos
2
dc dc MMC v
dcn
dc MMC v
cn
n M k M t
V
M k M t
V
ω θ
ω θ
= − + +
+ + +
 (45) 
 
Therefore unlike with HB MMC, the number of inserted 
submodules in a leg of FB is not constant. This implies that 
total capacitance between poles is also not constant and 
control dynamics will be different compared with HB MMC. 
C. FB MMC Capacitor voltage balancing algorithm 
Fig. 5 takes the upper arm as an example to illustrate the 
basic voltage balancing algorithm of FB-MMC, which uses 
similar principles as with traditional HB-MMC [1].  
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 In Fig. 5, Np_pre is the number of inserted submodules in the 
previous control cycle. The CBA of Fig. 5 will only be 
executed once Np≠Np_pre. In the case of Np≥0, the basic CBA 
will not discriminate between the FB submodules and the HB 
submodules and the CBA is exactly the same as the CBA of a 
HB-MMC. In the case of Np<0, only the FB submodules will 
be inserted (with negative voltage) while all the HB 
submodules will be bypassed. 
D. Relationship of Inserting Logic with dynamics of an arm 
Consider an arm which at a particular instant operates with 
Np FB submodules inserted with negative voltage. If a request 
comes to increase arm voltage there are two options: 
1) Bypass one negatively inserted FB submodule. In this case 
the arm voltage will be around (|Np|+1)Vcn, (Np<0) and the 
arm current is passing through (|Np|-1) submodules. This 
makes the arm capacitance Cc/(|Np|-1). This method will be 
adopted since it gives submodule capacitance change 
consistent with HB controls. 
2) Insert one HB submodule. In this case the arm voltage will 
still be around (|Np|+1)Vcn, but the arm current is passing 
through (|Np|+1) submodules. This makes the arm 
capacitance Cc/(|Np|+1). 
VI. SIMULATION VERIFICATIONS 
A. FB MMC test system and detailed model 
Fig. 6 shows the circuit diagram of the test system. It is a 
single MMC connected to a ±320kV DC battery through a 
70km DC cable [22]. Simulations on detailed switching model 
of a FB-MMC [22] are conducted on EMTP-RV software [23] 
to verify the theoretical derivations. Power transmitted from 
AC to the DC side is denoted as positive. 
Table 1 lists parameters of the test FB-MMC converter 
where SCL and X/R are respectively the short circuit level and 
the X/R ratio of the AC system. Xk is the leakage reactance of 
the AC transformer; Tc is the equivalent energy discharge time 
of the submodule capacitor.  
The detailed switching model is designed to have NFB=18 
and NHB=4 according to (41) and (42) (82% FB cells). 
Considering curves in Fig. 4, this converter should be able to 
operate with minimal DC voltage of -0.6pu.  
  
Table 1 parameters of the test system 
kMMC Vdcn(kV) Vdcmin(kV) Vcn(kV) Pacmax(MW)   
1.2 640 -128 33 1000   
SCL(MVA) X/R Cc(µF) Tc(ms) Larm(H) Xk(pu)  
10000 10 626 33 0.081 0.18  
 
B. FB MMC controller 
The intention is to operate FB MMC in open loop in order to 
validate converter design equations. However, FB MMC has 
independent controls on AC side (Md and Mq) and on DC side 
(Mdc) which may create energy unbalance on the arm 
capacitors. Therefore it is necessary to use additional control 
loop to balance total arm voltage. 
Fig. 7 shows the very basic control of the FB-MMC 
employed in this study. The inner 2-axis, decoupled AC 
current controls are identical as with common HB MMC. The 
d-channel current Id is used to control average arm voltage of 
the 6 arms of the MMC. The DC current is directly controlled 
through a PI controller acting on Mdc. 
 
Fig. 5 FB MMC submodule voltage balancing algorithm 
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Fig. 6 Circuit diagram of the test system 
 
Fig. 7 Elementary control of FB-MMC used for testing. 
C. Operating with over-modulation and low DC voltage  
Fig. 8 shows the EMTP verification of over-modulation and 
low DC voltage operation of the FB MMC. The MMC initially 
operates at 1pu DC voltage and at 1.0s voltage of the DC 
battery is stepped to -0.6pu and finally stepped to 0pu at 1.7s. 
The DC current reference is kept at 1pu during the test. The 
reactive current reference is stepped from 0 to 0.2pu at 1.4s. 
Fig. 8(a) shows profile of Vdc. Control signal Mdc 
marginally differs from Vdc because of line resistance.  
Fig. 8(b) shows the DC current which is regulated at 1pu. 
Fig. 8(c) shows that the active current which changes 
magnitude and sign in order to maintain power balance 
between AC and DC sides. Fig. 8(c) also demonstrates that FB 
MMC retains independent reactive current control capability 
irrespective of DC voltage magnitude. 
Fig. 8(d) shows the pole to ground DC voltage and AC 
terminal voltage of MMC. We can see that the FB-MMC 
operates with over-modulation (peak phase-ground AC 
voltage is higher than the pole-to-ground DC voltage). Also, 
during low DC voltage intervals FB MMC achieves required 
AC voltage magnitudes.  
Fig. 8(e) shows the submodule voltages of the upper arm of 
phase A. We can see that voltages of the submodules are well 
balanced. 
Fig. 8(f) shows that the upper arm voltage and lower arm 
voltage of phase A generate negative values. This is only 
possible with FB submodules. 
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(c) d and q-channel currents 
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(d) MMC AC and DC voltage 
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(e) MMC submodule voltages 
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(f) Arm voltages 
Fig. 8. Verification of over-modulation and low DC voltage operation 
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D. Response with insufficient FB submodules  
Fig. 9 shows response of the FB-MMC with insufficient FB 
submodules. As in previous test kMMC=1.2 but the number of 
FB submodules is NFB=14, NHB=8, (NFB is 63% of submodules) 
which is calculated according to (19). This design violates the 
condition in (39), and therefore we expect voltage balancing 
issues of HB cells. According to Fig. 4 this converter can 
operate with DC voltage no lower than 0.6pu. The DC voltage 
is -0.2pu and it is ramped to 0.5pu at 1.5s as seen in Fig. 9a). 
Fig. 9(b) shows the upper arm current of phase A. We can 
see that the current of iPA is always of positive while 
Vdc=-0.2pu and always negative value when Vdc=0.5pu.  
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(d) submodule voltages of upper arm of phase A 
Fig. 9 Simulation of operation with insufficient number of FB submodules. 
 
Fig. 9(c) shows the number of inserted submodules of the 
upper arm of phase A. It is seen that -13≤NpA≤9 when the DC 
voltage is -0.2pu. As |NpA|<|NFB|, all the required submodule 
voltages can be provided by the FB submodules (HB 
submodules are bypassed). Even with ipA consistently greater 
than zero, the FB-MMC is still able to balance all submodule 
voltages. However, when Vdc=0.5pu the maximum value of 
NpA reaches over 15. As the total number of FB submodules is 
only 14, some additional HB submodule need to be inserted, 
but HB submodule voltage balancing will not be possible. 
Fig. 9(d) shows the submodule voltages of upper arm of 
phase A. The submodule voltages are well balanced before 
1.5s. After 1.5s the HB submodules are constantly discharging 
because of unidirectional current, as predicted. The FB 
submodule voltages can be balanced, but they tend to increase 
to compensate for lower HB voltages, since the top-level 
control keeps total arm voltage at 1pu. 
The balancing method is also tested with much higher 
number of cells and similar results are observed. 
VII. CONCLUSION 
This paper presents the full bridge MMC optimal design to 
HVDC specifications. It is found that for given rated DC 
voltage and rated submodule voltage, the total number of 
submodules is solely determined by the over-modulation 
index kMMC. The number of FB submodules increases as the 
minimal DC voltage reduces and as the kMMC increases. The 
number of HB submodules depends only on the minimal DC 
voltage. With the increase of kMMC, the rated power transfer 
capability of a FB-MMC can be increased, though at a cost 
penalty of more power electronic devices. The required 
number of power electronic devices per unit transferred active 
power does not significantly changes with the change of kMMC. 
To enable successful voltage balancing under low DC 
voltages, typically at least 80% of submodules should be of FB 
type. Simulations on EMTP-RV verified the design method 
proposed in this paper. 
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